

Acronyms



- Device Under Test (DUT)
- Edge-triggered flip-flops (DFFs)
- Error Detection and Correction (EDAC)
- Finite state machine: (FSM)
- Field programmable gate array (FPGA)
- Input output (I/O)
- Linear energy transfer (LET)
- Localized triple mode redundancy (LTMR)
- Low cost digital tester (LCDT)
- Probability of logic masking (P_{logic})
- Radiation Effects and Analysis Group (REAG)
- Single event effects (SEE)
- Single event transient (SET)
- Single event upset (SEU)
- Single event upset cross-section (σ_{SEU})
- Static random access memory (SRAM)

FSMs Implemented in FPGAs Targeted for Critical Applications

- FSMs are used to control operational flow in FPGA devices.
- Because of their ease of interpretation, FSMs simplify the design and verification process and consequently are significant components in a synchronous design.
- By definition, the current state of an FSM is stored in DFFs.
- Significance: can be detrimental to system operation if an FSM were to change its state due to an SEU in one of its DFFs.



3

Motivation: FSM Mitigation and SEU Testing



- Techniques have been applied to FSMs that either:
 - Correct the current state of an FSM,
 - Detect incorrect state transition, or
 - Auto-transition to a new state if an un-mapped state is reached ("safe state-machine" which is very UNSAFE).
- Currently, no heavy-ion or proton SEU studies have been performed that measure the efficacy of any of these mitigation approaches.


Overview




- Define FSMs and various mitigation strategies that can be applied to them.
- Discuss Goal of SEU testing: to investigate mitigation efficacy while varying frequency and giving attention to global route SEEs.
- Discuss a scheme that can be used to test the efficacy of SEU FSM mitigation strategies and provide corresponding SEU test data.

We used the Microsemi ProASIC3 and the Virtex-5QV as DUTs. Data presented is from the ProASIC3 SEU testing.

Synchronous FSMs and SEUs A synchronous FSM is designed to deterministically transition through a pattern of defined states. A synchronous FSM utilizes **Synchronous** DFFs to hold its current **FSM** state, transitions to a next state controlled by a clock edge and combinatorial logic, and only accepts inputs that have been synchronized to the same clock. Next State FSM SEUs can occur from: - Caught data-path SETs, - DFF SEUs, and Clock/Reset SETs.





EDAC: Corrective FSM Mitigation




- Corrective FSM mitigation (as defined in this presentation) is a scheme that masks and corrects SEUs so that incorrect FSM state transitions do not occur.
- Scope of presentation focuses on two corrective mitigation approaches:
 - Localized triple modular redundancy (LTMR), and
 - Hamming Code-3.
- Auto transitioning ("safe state-machine") is a reaction to a small subset of incorrect transitions (unmapped states). They do not protect against incorrect transitioning and are not in the scope of this presentation.


9


Adding Corrective Mitigation



- LTMR: Triplicate each DFF and use a majority voter.
 - Triplication + voter is treated as one DFF,
 - Encoding doesn't change,
 - Resultant FSM has 3 times the number of DFFs than the original encoding scheme, and
 - Combinatorial logic (not including the voters) does not change.
- Hamming Code-3: requires a new encoding scheme.










SEU Testing of FSMs: Efficacy of mitigation while investigating how frequency and global routing affect FSM σ_{SEU} s


LETs lower than 10 MeV-cm²/mg are used. Otherwise, global route SEUs dominate.

ProASIC3 SEU Heavy-Ion Test Structures:

- No error detection and correction: 8-bit Binary Encoding:
 - 256 FSM states total
 - Binary: 1 DFF per bit requires 8 DFFs
- Local triple modular redundancy (LTMR): 8-bit Binary Encoding:
 - 256 FSM states total
 - LTMR: 3 DFFs per bit requires 24 DFFs
- Hamming Code-3: 5-bit encoding:
 - 32 FSM states total
 - Hamming Code-3 must represent all states plus their companion states and requires 9 DFFs

For statistical analysis, a large number of each of these FSMs are implemented.





Novelty of SEU FSM Results



- The efficacy of previous EDAC+FSM studies was proven by means of theory or by fault injection in softconfiguration SRAM-based FPGAs.
- Problems:
 - Theory doesn't take into account data-path SETs and global route upsets;
 - EDAC implementations with FSMs are not worth-while schemes in soft configuration devices. This cannot be uncovered using fault injection because global route SETs and frequency response cannot be fully investigated with fault injection; and,
 - In general, previous studies have no regard to LET (size of SET), global routes, or frequency of operation.
- This is the first study to investigate FSM SEU response to heavy-ions while taking into account frequency, SETs, and global routing effects.

Conclusions



- Utilizing the Snap-Shot test scheme has shown to be a reliable approach for investigating FSM SEEs.
- Analysis of non-mitigated FSM data shows that it cannot be assumed that the FSM- σ_{SEU} s will increase across frequency.
 - Well-mitigated (e.g., LTMR and Hamming-3) FSM- σ_{SEU} s increase across frequency.
 - Non-mitigated FSM-σ_{SEU}s decrease across frequency.
- Well-mitigated FSM- σ_{SEU} s will be lower than non-mitigated FSM- σ_{SEU} s.
- Global routing:
 - A trade should be made prior to deciding whether to use mitigation because the global routing SEUs may be significant enough to erase the gains from additional mitigation circuitry.
 - At lower frequencies, mitigation will reduce global routing σ_{SEU} s.

...

Acknowledgements



- Defense Threat Reduction Agency (DTRA)
- NASA Electronic Parts and Packaging (NEPP) Program
- Radiation Effects and Analysis Group (REAG) led by Kenneth LaBel and Jonathan Pellish.